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Abstract
The UML goal of being a general-purpose modeling lan-
guage discards the possibility to adopt too precise and strict
a semantics. Users are to refine or define the semantics
in their domain specific profiles. In the UML Profile for
MARTE, we devised a broadly expressive Time Model to
provide a generic timed interpretation for UML models.
Our clock constraint specification language supports the
specification of systems with multiple clock domains. Start-
ing with a priori independent clocks, we progressively con-
strain them to get a family of possible executions. Our lan-
guage supports both synchronous and asynchronous con-
straints, just like the synchronous language Signal, but also
allows explicit non determinism. In this paper, we give a
formal semantics to a core subset of MARTE clock con-
straint language and we give an equivalent interpretation
of this kernel in two other very different formal languages,
Signal and Time Petri nets.
1 Introduction
The Unified Modeling Language (UML) [9] aims at being
a unified general-purpose modeling language. Its semantics
is purposely loose to cover a large domain. So-called se-
mantic variation points provide for extensions to refine (or
even define) a semantics when required for a specific do-
main. These extensions are to be defined in the context of
a UML Profile. In the domain of real-time and embedded
(RTE) systems, the Object Management Group (OMG) has
recently adopted the UML Profile for Modeling and Anal-
ysis of Real-Time and Embedded systems (MARTE) [10],
which is currently in the finalization phase. In its founda-
tions, MARTE defines a broadly expressive Time Model that
should provide a generic timed interpretation for UML mod-
els. The idea is to define a precise semantics within the Pro-
file rather than allowing tools for giving their own, possibly
incompatible with other tools of the same domain.
MARTE Time Structure is heavily inspired by the Tagged
Signal Model [6], which sets up a common framework
for comparing Models of Computation and Communica-
tion in the RTE domain. Its origins also lay in works
around synchronous languages [3] and more generally poly-
chronous/multiclock languages well-suited to specify Glob-
ally Asynchronous and Locally Synchronous (GALS) sys-
tems. MARTE comes with a specification language, called
Clock Constraint Specification Language (CCSL), which
is not based on any existing language to let tool vendors
choose their own technology. Our goal has been to define a
formal language whose keywords denote usual concepts of
the domain (periodic, sporadic, sampling. . . ).
CCSL is to be a pivot language to define various but com-
patible models of computations for timed UML models. In
our view, UML tools would be used for the graphical edit-
ing, while formal languages would provide the execution
semantics of separate sub-models. Different languages may
be used for different aspects. CCSL would bring interoper-
ability amongst the different models and languages.
A comprehensive informal description of CCSL has been
presented in [2] and a partial formal declarative language-
independent description is available in [7]. However, to im-
plement CCSL and build a real-time UML simulator, an op-
erational semantics is more suitable. Instead of redefining
an operational semantics for yet another language we rather
give equivalent notations for CCSL operators in other exe-
cutable languages that already have their own analysis tools.
This paper selects a subset of CCSL constraints and stud-
ies the suitability of two very different languages (Petri
nets [11] and Signal [4]) to model the same concepts.
These two languages being general enough, such a descrip-
tion should help a broad community understand (and use)
UML/MARTE clock constraints.
Section 2 starts with a general introduction to CCSL and
describes general assumptions made on Petri nets and Sig-
nal to allow for a comparison. The following sections give
for each of the selected constraints, its rationale, a mathe-
matical definition and equivalent Petri net and Signal imple-
mentations, when possible.
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2 Formalisms under consideration
2.1 MARTE Time Structure
A Clock is a 5-tuple 〈I,≺,D, λ, u〉where I is a set of in-
stants (possibly infinite). ≺ is a total, irreflexive, and transi-
tive binary relation (a quasi-order) on I, named strict prece-
dence,D is a set of labels, λ : I → D is a labeling function,
u is a symbol, standing for a unit. Here, we only consider
pure clock, i.e., the ordered set 〈I,≺〉 and not the labels.
A discrete-time clock is a clock with a discrete set of
instants I. Since I is discrete, it can be indexed by natu-
ral numbers in a way that respects the ordering on I: let
N? = N \ {0}, idx : I → N?, ∀i ∈ I, idx(i) = k if
and only if i is the kth instant in I. We restrict the dis-
cussion to discrete-time clocks and do not consider dense
time at all. A restricted semantics of operators is intro-
duced, assuming that clocks are discrete, whereas these op-
erators may have a more general semantics. For any dis-
crete time clock c = 〈Ic,≺c〉, c[k] denotes the kth instant
in Ic (i.e., k = idxc (c[k])). To simplify computations, we
assume a virtual instant c[0], so that c[0] ≺ c[1].
A Time Structure is a pair 〈C,4〉 where C is a set of
clocks, 4 is a binary relation on
⋃
c∈C Ic, named prece-
dence. 4 is reflexive and transitive. From 4 we derive
two new instant relations: Coincidence (≡,4 ∩ <), Strict
precedence (≺,4 \ ≡).
Clock relations are pre-defined patterns to apply (in-
finitely) many instant relations to infinite clocks. Clock re-
lations relying on the coincidence instant relation are sim-
ilar to synchronous operators. Those relying on the prece-
dence relation are close to asynchronous operators. Some
mixed relations allows for building asynchronous compo-
sitions of multiple synchronous sub-systems. These sub-
systems may refer to different clocks. In the following, we
give examples from all the three categories to give a good
overview of CCSL expressiveness.
2.2 Signal
In the Signal language, a signal is a sequence of val-
ues of the same type, which are present at some instants.
The set of instants where a signal is present is the clock of
the signal (not to be mistaken with CCSL clocks). As in
MARTE, the physical amount of time between two values
is not relevant. The Signal language has two kinds of op-
erators. Monochronous operators act only on synchronous
signals, i.e., signals that are always present at the same in-
stants, signals that have the same clock. Polychronous op-
erators act on signals with any clock and their result may
have another clock. In this paper, we only consider the time
structure of MARTE and relations on instants, we do not use
the labeling functions. So CCSL clocks are very similar to
signals and pure clocks compare to Signal clocks (or pure
signals, type event). CCSL clock relations compare to Sig-
nal polychronous operators. In this paper, we never discuss
equivalent for Signal monochronous operators that would
work on labels associated with instants rather than the time
structure itself.
2.3 Time Petri net
MARTE Time model conceptually differs from Petri’s
work on concurrency theory [11]. Petri’s theory restricts
coincidence to single points in space-time. In our model,
the foundational relationship coincidence gathers a priori
independent points (instants) to reflect design choices.
Petri nets have well-established mathematical founda-
tions and offer rich analysis capabilities. Petri nets sup-
port true concurrency and can be used to specify some of
our clock relations. However it is not possible to force two
separate transitions to fire “at the same time”, i.e., to ex-
press coincidence. Thus, we use Merlin’s extension of Petri
nets [8] that associates a time interval (two times a and b,
with 0 ≤ a ≤ b and b possibly unbounded) with each tran-
sition: Time Petri nets. Times a and b, for transition t, are
relative to the moment θ at which the transition was last en-
abled. t must not fire before time θ+ a and must fire before
or at time θ+ b unless it is disabled before then by the firing
of another transition. Even with this extension, the speci-
fication of CCSL constraints is far from straightforward, as
this paper should show.
In our representation, each MARTE discrete-time pure
clock c = 〈Ic,≺c〉 is represented as a single transition ct
(called clock transition) of a Time Petri net. Instants of a
clock are firings of the related transition. We also associate
a place cp (called clock place) with each clock, this place
accumulates one token at each occurrence of the clock and
thus represents the actual local time of the clock, its index.
For a given initial marking and for a given firing sequence,
there is an injective function firing : CT × N? → N,
where CT is the set of clock transitions. firing(ct, i) is
the time at which, the clock transition ct fires for the ith
time in the firing sequence. We consider a Time Petri net
as equivalent to a CCSL clock constraint, iif for all possible
firing sequences and all clock transitions (other transitions
do not matter), firing preserves the ordering (Eq. 1).
(∀c1, c2 ∈ C)(∀k1, k2 ∈ N?)
((c1[k1] 4 c2[k2]) (1)
⇔ (firing(c1t, k1) ≤ firing(c2t, k2))
where c1t (resp. c2t) is the clock transition associated with
clock c1 (resp. c2). Note that, even though Time Petri nets
can handle continuous time, we restrict our comparison to
discrete-time clocks and therefore we consider the transition
firing time as a natural number (∈ N).
3 Asynchronous alternation
Instant relation precedence (≺) can be extended to
clocks to build precedence-based relations. The simplest
extensions appears when a clock is faster than (or precedes)
another one. A is (strictly) faster than B if the ith occur-
rence ofA (strictly) precedes the ith occurrence ofB, for all
i ∈ N?. Clock relation precedes ( ≺ ) has been defined in
CCSL even though its use in this pure form is not very fre-
quent. A more frequently used relation is alternatesWith,
which is a kind of mutual precedence. It composes two
precedes relations and represents an alternation between
two clocks. A ∼ B means that A precedes B and A can-
not be more than one tick ahead of B, i.e., the advance is
bounded by 1. Each occurrence of A is followed by one oc-
currence of B before any other occurrence of A. The weak
form of this relation allows the ith occurrence of B to be
simultaneous (coincident) with the ith occurrence of A (not
stricly future), whereas the strict form requires A and B to
be disjoint.
Typically, an asynchronous communication implies an
alternation between sending and receiving. The data is re-
ceived after having been sent. No other communication can
start before the previous one completes. The weak form al-
lows the sender to receive the data synchronously with the
emission, but does not force the synchronization. The strict
form is used to forbid a synchronous communication.
Figure 1 illustrates the relation strictly alternatesWith
and its only possible behavior when ignoring instants where
neither A nor B are present (such instants are called empty
instants, or empty events in Signal). In practice, there
can be (infinitely) many empty instants between any occur-
rences ofA andB and not necessarily as many between two
successive occurrences of A or B.
Figure 1. A strictly alternatesWith B
Figure 2 shows the equivalent UML StateMachine for
both forms of the relation alternatesWith. This is very
similar to the covering step graph of the Time Petri net. Si-
multaneous events must appear on the same transition. Two
different transitions denote independent events. The state
machine only shows authorized events. There is no outgo-
ing transition from state super with a label B. This does
not mean that an event B occurring in this state would be
lost but rather that the clock constraint makes it impossible
for the event B to occur in this state. If, because of other
clock constraints, this condition cannot be enforced, then
the specification is rejected. In Signal, the program is re-
jected at compilation time. In Time Petri net, a violation of
constraints results in clock transitions being dead. A live-
ness analysis indicates constraint inconsistencies.
stm strictlyAlternatesWith
super ! super
A
B
stm alternatesWith
super ! super
A
B
A B
Figure 2. Behavior of alternatesWith in UML
3.1 Mathematical definition
Let A and B be two discrete-time clocks. Eq. 2 denotes
the semantics of the strict form, whereas Eq. 3 denotes the
semantics of the (left) weak form. A variant authorizes the
relation to be weak on the right side. However, if it is weak
on the right side, it is so for all instants. It is fordidden to be
alternatively weak on right and left sides because this would
lead to causality problems (e.g., A[k] ≡ A[k + 1]).
A strictly alternatesWith B
⇐⇒ (2)
(∀k ∈ N?)(A[k] ≺ B[k] ≺ A[k + 1])
A alternatesWith B
⇐⇒ (3)
(∀k ∈ N?)(A[k] 4 B[k] ≺ A[k + 1])
The weak form of this clock relation can cause infinitely
many different executions even if we ignore empty instants.
B[k] precedes A[k + 1] but can either be synchronous with
A[k] (A[k] ≡ B[k]) or strictly follow it (A[k] ≺ B[k]).
Those are the only two possible situations that matters.
When they are disjoint and when no other clocks are in-
volved, the distance between two instants is not relevant.
3.2 Signal equivalent
When two clocks strictly alternate, there is a super clock,
more frequent than both A and B (the relation is en-
dochronous). To implement such a relation in Signal, one
just need to build the common super clock explicitly.
In the following Signal implementation, line 1 declares
a concurrent process and line 2 declares its two pure input
signals. Line 3 builds a two-state automaton (see Fig. 2, left
part) that alternates between the two states. The boolean
signal super is local (see line 6) and alternatively takes
the value true and false, starting with true. Signal A is
present when and only when super is true (line 4). Signal
B is present when and only when super is false (line 5).
1. process strictlyAlternatesWith =
2. ( ? event A,B )
3. (| super := not (super$ init false)
4. | A ^= when super
5. | B ^= when not super
6. |) where boolean super end;
The weak form is more complex because either A and
B simultaneously occurs, or A occurs alone and B should
occur alone in the future. Note that B cannot occur alone
when super is true. The implementation below directly
implements the state machine shown on the righthand side
of Figure 2. There are still two states encoded with the lo-
cal boolean signal super. The state can also change when
eitherA orB occurs. The signal union is denoted by the op-
erator +ˆ in Signal (line 3). When B occurs, then the next
state (nextsuper) is necessarily true (line 5), whatever the
current state and whether or not A occurs. When B does
not occur the next state is false (line 4). Conversely, A
must and can only occur when super is true (line 7). When
super is false, B must occur but B can also occur when
super is true. Line 8 reads that B is more frequent than
when super is false. The only other possible case is when
super is true because of the signal union in line 3.
1. process alternatesWith =
2. ( ? event A,B )
3. (| nextsuper ^= super ^= A^+ B
4. | nextsuper := false when not B
5. default true
6. | super := nextsuper $1 init true
7. | A ^= when super
8. | B ^> when not super
9. |) where boolean super,nextsuper end;
3.3 Time Petri Net equivalent
Figure 3 gives Time Petri nets equivalent to both the
strict (left side) and the weak (righthand side) forms of
clock relation alternatesWith. They only differ by the time
interval on transition B. The weak form allows the transi-
tion B to fire either simultaneously or stricly after the firing
of transition A.
In the initial state (time=0) no transitions are enabled,
only time can evolve. Then, transitionA is enabled but there
is no upper bound for its firing. Transition B will not be-
come enabled before A fires. When A eventually fires, B
becomes immediately enabled for the weak form and can
fire “synchronously” with A. In the strict form, because of
the time interval [1,∞[, B must wait one instant before be-
ing enabled. Still, there is no upperbound. When B fires
in turn, the initial state is reached (apart from the counting
places) and everything starts again.
A
[1,∞[
B
[1,∞[
nbA
nbB
A strictly alternatesWith B A alternatesWith B
A
[1,∞[
B
[0,∞[
nbA
nbB
Figure 3. alternatesWith in Time Petri net
4 Periodicity
Instant relation coincidence (≡) can be extended to
clocks to build coincidence-based relations. The simplest
extension consists in making synchronous clocks (≡ AB),
i.e., the ith occurrence of A is coincident with the ith oc-
currence of B, for all i ∈ N?.
Another extension consists in making subclocks or su-
per clocks, i.e., each and every instant of the sub clock
A is coincident with one instant of the super clock B
(A isSubclockOf B).
Relation isPeriodicOn is a refinement of relation
isSubclockOf that builds a periodic clock with respect to
a super clock for a given period. Note, that the clocks need
not be chronometric. Optionally, an offset may be spec-
ified when the periodic behavior only starts after a given
number of occurrences of the parent clock. More general
than the periodic relation is the k-periodic pattern, which
can be modeled in CCSL with the clock relation filteredBy
(symbolically represented by H). This relation uses an
infinite periodic binary word to define the coincident in-
stant. Each one in the binary one represents a coincidence.
A isPeriodicOn B period =P offset =δ is equivalent to a
synchronous filtering starting from the δth occurrence of B
where A occurs every P th occurrence of B. This can also
be written A = B H (Oδ • (1 • OP−1)ω), where •
stands for the binary word concatenation. When δ = 0 and
P = 1,A andB are synchronous. The use of infinite binary
words for filtering clocks has been inspired by some work
on n-synchronous kahn networks [5].
Figure 4 gives one possible execution where
A isPeriodicOn B period =3 offset =5. Signals A
and B are counting their own occurrences. A always
first occurs simultaneously with the 6th occurrence of B,
whenever it is.
Figure 4. A isPeriodicOn B period=3 offset=5
4.1 Mathematical definition
Let A and B be two discrete-time clocks. Eq 4 gives the
semantics of clock relation isPeriodicOn.
A isPeriodicOn B period =P offset =δ
⇐⇒ (4)
(∀k ∈ N?)(A[i] ≡ B[(i− 1) ∗ P + δ + 1])
It is easy to show that if period = 1 and offset =
0 then A and B are synchronous. By definition,
AisSubclockOfB. Note that the definition does assume
any direction. If B is already defined, then A will be
uniquely defined. However, the relation also works in the
other direction. If A is already defined, then B will be par-
tially defined by applying such a constraint.
4.2 Signal equivalent
The implementation in Signal is straightforward since
CCSL filteredBy relation is very close to the Signal opera-
tor when. And the periodic case is one simple application.
process isPeriodicOn =
{ integer offset,period }
( ? event A, B )
(| nb ^= B
| zi := nb $1
| nb := ((zi + 1) when zi/=(period-1))
default 0
| ^A ^= when zi=0
|) where
integer zi init -offset, nb
end;
Not surprisingly, all coincident-based operators have al-
most direct equivalent in synchronous languages in general
and in Signal. It is not always the case for precedence-
based operators for which it may be tedious. Even when
the languages can be twisted to model such constraints, the
compiler is not always able to find a solution. Consequently,
it is really useful to have a specification language that sim-
ply supports various concepts even if several implementa-
tion languages must be combined to find possible solutions.
4.3 Time Petri Net equivalent
Figure 5 gives a Time Petri net equivalent to clock re-
lation isPeriodicOn. Transition B must fire δ + 1 times
before anything can happen to transition A. Then every
P th firing of transition B, A must fire synchronously be-
cause the time interval is [0,0]. Using a time interval [0,0]
is very handy to represent instantaneous reactions. Indeed,
with classical Petri nets, it is not possible at all to express
coincidence. In Time Petri net, we use such a trick to do
it but it becomes difficult to use the same trick when more
than two transitions are to be synchronized. In such cases,
applying priorities may become necessary (see Section 5).A isPeriodicOn B period=P offset=
(May, 6th 2008)
[1,∞[
B
[0,0]
A
P-
P
[1,∞[
B
[0,0]
A
P
P+
Nombre de jetons négatifs
nbA
nbA
nbB
nbB
Figure 5. A isPeriodicOn B period=P offset=δ
(Time Petri net version)
5 Sampling
Upto here, we have described pure synchronous
(filteredBy, isSubclockOf, isPeriodicOn) or pure asyn-
chronous (isFasterThan, alternatesWith) operators. To
asynchronously combine synchronous domains another
kind of operators is required: mixed operators.
The relation sampledOn is used to synchronize on a
given clock external events, a priori asynchronous. This
sampling operator is often used for synchronizing asyn-
chronous inputs, but also to model time-triggered commu-
nications.
A = B  C defines a subclock of C (less frequent than
C in Signal terminology) that occurs only after an occur-
rence of B. Obviously, B is not assumed to be a subclock
of C. The strict form of sampledOn does not sample an
occurrence of B when it is synchronous with an occurrence
of C, this instant will only be sampled on the next occur-
rence of C.
Figure 6 shows one possible scenario involving the clock
relation sampledOn with both forms weak and strict. Sig-
nalB counts its occurrences and signalA contains the value
actually sampled from B.
Figure 6. A=B (strictly) sampledOn C
With both forms the first sample has the value 1. How-
ever, with the weak form the first sample occurs on the first
occurrence ofC whereas it occurs on the second occurrence
of C with the strict form. The second sample has the value
3 and the input 2 has been lost in both cases. The third sam-
ple occurs at the same time, whatever the form, but does not
carry the same value in both cases.
5.1 Mathematical definition
LetA,B and C be three discrete-time clocks. Eq. 5 gives
the semantics of the strict form, whereas Eq. 6 gives the
semantics of the weak form.
A = B strictly sampledOn C
⇐⇒ (5)
(∀a ∈ N?)(∃b, c ∈ N?)
((A[a] ≡ C[c]) ∧ (C[c− 1] 4 B[b] ≺ C[c]))
A = B sampledOn C (A = B  C)
⇐⇒ (6)
(∀a ∈ N?)(∃b, c ∈ N?)
((A[a] ≡ C[c]) ∧ (C[c− 1] ≺ B[b] 4 C[c]))
5.2 Signal equivalent
The weak form of clock relations is more difficult to
implement since it implies instantaneous reactions. Syn-
chronous languages are well-suited to describe such behav-
iors, even though sampling is not a primitive operator. The
following Signal implementations count the number of oc-
currences of inp between two successive occurrences of
clk. A sampling occurs where there is at least one occur-
rence of inp (zc/=0).
process strictlySampledOn =
(? event inp, clk ! event outp )
(| c ^= zc ^= inp ^+ clk
| zc := c$ init 0
| c := 1 when clk when inp
default 0 when clk
default zc+1 when inp
| outp := when zc/=0 when clk
|) where integer c, zc end;
The weak form is similar but if the input event (inp) oc-
curs simultaneously with the sampling clock (clk), i.e., it is
not strictly future, then it must be sampled. This requires to
be one more step ahead (zzc).
process sampledOn =
( ? event inp, clk ! event outp )
(| c ^= inp ^+ clk
| zzc := 1 when ^inp default zc
| zc := c$ init 0
| c := 0 when clk default zc+1
| outp := when zzc/=0 when clk
|) where integer c,zc,zzc end;
5.3 Time Petri Net equivalent
Figure 7 shows the Time Petri net implementation of the
strict form. This implementation requires priority transi-
tions (dashed/blue arcs between transitions). The arc source
has an higher priority than the target. When two transitions
are enabled, the transition with the highest priority must fire
first possibly preventing another transition from firing (if the
system is not conflict-free). When the order does not matter,
the transition are said to be independent.
A = B sampledOn C
May, 7th 2008
[1,∞[
B
[1,∞[
C
nbC
nbB
[0,0]
A
nbA
[0,0]
[0,0]
tB
[0,0]
pC
pB
A = B stricly sampledOn C
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[1,∞[
B
[1,∞[
C
nbC
nbB
[0,0]
A
nbA
[0,0]
[1,1]
tB
[1,1]
pC
pB
Figure 7. A=B strictly sampledOn C (Time
Petri net version)
Transition pB purges tokens produced by B when there
are multiple occurrences of B between two successive oc-
currences of C. Transition pC purges tokens produces by C
when they are not immediately consumed by transition A.
Transition pC must have a higher priority than transition A,
an old clock concurrence is always purged when possible
and not used to sample any input.
Figure 8 shows the Time Petri net implementation of the
weak form. It is mainly a matter of changing the priority
between transitions. Nevertheless, one big difference ap-
pears on the time interval of transition tB. Since there can
be an instantaneous sampling of inputB (ifC is coincident)
the path from transition B to transition A via tB cannot be
longer than 0.
[1,∞[
B
[1,∞[
C
nbC
nbB
[0,0]
A
nbA
[0,0]
[0,0]
pB
[0,0]
pC
tB
Figure 8. A=B sampledOn C (Time Petri net
version)
With these two implementations, there can still be in-
consistent firing sequences unless a mechanism is added to
force all inputs that must must in a given instant to fire be-
fore any other transition is fired. Such a mechanism mim-
ics the synchronous languages where all inputs are captured
(present or absent) in a first step and outputs are processed
in a second step. Due to the lack of room, this simple mech-
anism is not detailed any further here.
6 Clock relation delayedFor
The relation delayedFor models a watchdog and is also
a mixed operator. A clock start triggers a timer that counts
according to a reference clock. A timeout elapsed after
delay occurrences of the reference clock. It the clock start
occurs again before the time out, then the timer is reinitial-
ized. This is a polychronous operator as the clocks start
and timeout are not necessarily xsynchronous. Note that
even though the clock timeout is a subclock of the refer-
ence clock, it is not required for the clock start to be a sub-
clock as well. Figure 9 illustrates a possible execution of
the clock constraint delayedFor.
Figure 9. timeout=start delayedFor 4 on clk
6.1 Mathematical definition
Let A,B and C be three discrete-time clocks and δ ∈ N?
A = B delayedFor δ on C
⇐⇒ (7)
(∀a ∈ N?)(∃c, b ∈ N?, c > δ)
((A[a] ≡ C[c]) ∧ (C[c− δ − 1] ≺ B[b] 4 C[c− δ]))
6.2 Signal equivalent
The clock relation delayedFor is very different from the
Signal operator delay ($) since in Signal the operator delay
is monochronous. In the implementation below, signal c
counts for the occurrences of clk and is reset when start
occurs. timeout occurs when c = delay.
process delayedFor =
{ integer delay }
( ? event start,clk ! event timeout )
(| c ^= start ^+ clk
| zc := c$ init 0
| c := 0 when start
default zc+1 when clk
| timeout := when c=delay
|) where integer c, zc end;
6.3 Time Petri net equivalent
Signal operator delay ($) has a very simple equivalent in
Time Petri net (Figure 10). However, the MARTE operator
delayedFor is much more complex and requires the use of
inhibitors. In Petri nets, inhibitors are arcs from a place to
a transition with a circle as an arrowhead. Contrary to the
normal semantics of arcs, the inhibited transition becomes
fireable only when no token are available in the place.
Figure 11 shows the MARTE clock relation delayedFor
in Time Petri net. As for the relation sampledOn, the tran-
sitions pS and tS purge tokens produced by start when
more than one token are available. Remember that start
and clk are not necessarily synchronous, so start needs to
be synchronized.
Transition pC purges the tokens produced by clk when
start occurs. The counting should only start on start. The
transition inC stops the purge when no tokens from clk are
Signal Delay operator ($)
May, 8th 2008
[1,∞[
C
[0,0]
C$n
nbC
n+1
n
Figure 10. Signal delay: C$n
available. It purges on clk ticks that occurred before the oc-
currence of start. This implementation uses an inhibitor
arc (denoted with an empty circle as an arrowhead). A tran-
sition with an incoming inhibitor arc (e.g., inC) can only
fire if there is no token in the associated place.
timeOut = start delayed δ on Clk
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time
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[0,0]
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[0,0]inC
Figure 11. timeOut=start delayedFor δ on clk
7 Conclusion
This paper presents several possible equivalent specifi-
cations for MARTE clock constraints. Having only a pure
mathematical definition as in [1] is not pragmatic since one
objective of MARTE Time Model is to provide the support
for building executable models for real-time and embed-
ded systems. Instead of building a MARTE-specific anal-
ysis tools, we show here how we can rely on existing lan-
guages that come with analysis and simulation tools. We
also exhibit some typical examples where Petri nets are
well-adapted to express CCSL constraints and others where
synchronous languages are more suitable. Fortunately, both
Time Petri nets and synchronous languages propose facil-
ities to run model-checking tools. Therefore, we can ex-
press temporal logic properties and prove that these proper-
ties hold with the two proposed implementations. Proving
that the properties are also compatible with our denotational
semantics is less easy and remains to be done.
An OMG Specification is not the right framework to se-
lect tools and textual languages. This paper intent is to
show that MARTE contains powerful time primitives, which
can be used to exploit UML semantics variation points so as
to make the UML models semantically closer to formalisms
amenable to formal analysis.
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